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要 約 
The incorporation of Cu interconnects into the manufacturing of integrated circuits has accompanied several 
modifications to the fabrication process and the associated material systems. The new fabrication process involves the 
development of dual damascene process, while the new materials systems include development of diffusion barrier 
materials. The latter imposes a critical challenge as Cu is a fast diffuser in Si and the adjacent dielectric layers, and results 
in device deterioration and failure. In addition, Cu has poor adhesion on dielectric layer and existence a layer to promote 
the adhesion is necessary. Technology development has been driven mainly by continuous feature size scaling, thus the 
developed barrier will be required to perform satisfactorily at the continuously reduced thicknesses. The conventional 
liner and barriers used for Cu interconnects are Ta and TaN based films which require the deposition of an additional Cu 
seed layer prior to filling of the interconnects by electrochemical deposition. The resistivity of TaN is very high at 
ultra-thin thicknesses. In the face of reducing feature size and barrier thickness, there has been great interest in 
developing diffusion barriers that are amenable to act as both adhesion promoter and diffusion barrier. However, there is 
a need for a suitable guide for selecting material systems suitable for liner and diffusion barrier applications. 
Tungsten (W) based middle-of-the-line (MOL) contacts and local interconnects have been extensively used in prior 
generations of high-performance CMOS logic IC’s. Although W-based contacts have higher resistance than other metal 
systems (Al, Cu, etc.), this resistance was not impactful in the past, and the W-based metallurgy is more robust against 
device contamination, electromigration, thermal budget, wet cleans, and other downstream processes. While silicide 
contact resistance has already emerged as a performance-limiter, by ≤ 10 nm nodes the W-based MOL resistances in 
smaller contact structures also becomes significant. There is a critical need to find an alternative barrier for W-based 
metallization, or an alternative barrier/fill metallurgy to meet resistance requirements. Conventionally, Ti/TiN has been 
used as the liner/barrier layer for W. This TiN material has intrinsically high resistivity and poor barrier properties in 
ultra-thin thickness. 
The scaling of silicon transistors faces several obstacles including the high contact resistance to n-type Si is particularly 
problematic. With the introduction of FinFET devices, parasitic resistance from source/drain (S/D) contacts has 
increased rapidly and contact resistance has become a dominant factor for Fin pitch <45nm. Concurrently, contact 
metallization processes are becoming increasingly complex to meet the requirements for film thickness, uniformity, 
conformity, defectivity and critical dimension control. 
In this thesis, a systematic approach is adopted to select an amorphous, low resistivity diffusion barrier material with the 
possibility of adhesion promoter. After comprehensive consideration of possible alloys, the Co-Ti system is selected as 
the candidate liner/barrier. Thermodynamic calculations are performed to select the most stable amorphous composition 
in the system. The predictions made based on the thermodynamic calculation are verified by detailed structural 
characterizations. The performance of the selected CoTix alloy as a liner/diffusion barrier is evaluated by metallurgical 
and electrical characterizations. The metallurgical characterizations are performed by annealing the Cu/CoTix 
(3nm)/SiO2 (45nm)/p-Si stacks. The electrical characterizations are performed by monitoring the capacitance-voltage 
characteristics of metal oxide semiconductor capacitors after thermal annealing and bias thermal annealing on Cu/CoTix 
(3nm)/SiO2 (20nm)/p-Si stacks. For comparison, Cu film without barriers is deposited and tested as diffusion barriers 
using a similar methodology. The CoTix remained stable up to 400 oC and started to crystallize at temperature higher 
than 500 oC. Eventually Ti is separated from CoTix, with dissociation of SiO2. The dissociated Si and O react to form 
Si-O-Ti until all Ti are consumed. Electrical properties of the Cu/CoTix/SiO2/p-Si MOS samples showed positive shift of 
Vfb. It indicates the introduction of negative charge in SiO2 due to reaction between Ti and SiO2 and the formation of 
Si-O-Ti. 
In this thesis, Cobalt (Co) is proposed as a lower resistance metal to replace W and single CoTix layer to replace bilayer 
of Ti/TiN. The structure and electrical properties of Co/CoTix (3nm)/SiO2/p-Si are investigated similar to Cu stacks. 
To overcome the high contact resistivity problems, Co/CoTix (1-3 nm) is deposited on p- and n-type Si. The structure and 
electrical properties of contact including Schottky barrier height and specific contact resistivity are studied. This thesis 
presents two approaches to address this issue. The first is the use of metal-insulator-semiconductor contacts, where a thin 
insulator between the metal and semiconductor can reduce the barrier height and reduce contact resistance. The second 
approach is the make of epitaxial silicide contacts to reduce the surface states. The epi-silicide and Ti-oxide were formed 
after annealing in one simple annealing step. Both epi-silicide and TiO2 eliminate the defects and gap states at the contact 
interface. Ti in CoTix has a critical role to remove the native oxide, provides a clean and pure Si surface for diffusion of 
Co atoms, and restrict the growth of the interface layer, which would be of advantage in forming shallow silicide contact 
over conventional contact metals. 
In the last, this thesis presents the impacts of obtained results for advanced integrated circuits. 
